×
0 followers0 following
Jay Shah
Maharashtra, India0 followers0 following
- About
- High School
- Bachelor's
- Target
- TOEFL
- GRE
Male
Maharashtra, India
Work ExperienceEngineer
Infineon Technologies - Full Time
Jul 1, 2022 - Present · 4 yrs
Maharashtra, India
ATE Engineer
Projects32 Bit 5 Stage Pipelined RISC V Processor with Floating Point Unit.
Role - Student
for Academic
Jan 18, 2021 - Jun 18, 2021
• Implemented 32-bit 5 stage pipelined RISC-V processor supporting the RV32IMF ISA which comprises of Integer Arithmetic, Multiplication/Division and Floating-Point Arithmetic.
• Designed Five Pipeline Stages included Instruction Fetch, Decode, Execute, Memory, Write Back along with Forwarding and Stalling Units for handling Data Hazards.
• Technologies: Verilog HDL, Xilinx ISE. Hardware Used: Xilinx Zedboard Zync 7000 SoC.
Fab Transfer Project
Role - Engineer
for Industrial
Aug 18, 2022 - Feb 18, 2023
• Spearheaded the collaboration efforts between teams in Taiwan, Singapore, and USA for the Fabrication Site Transfer of the Bluetooth/WIFI Combo Chip on Ultraflex platform. Led activities including Test Program Integration, Yield Improvement, Characterization, and Qualification, resulting in optimized production efficiency and enhanced product quality.
Improving the Functional Coverage Closure of Network-on-Chip using Genetic Algorithm
Role - Student
for Academic
Aug 18, 2021 - Dec 15, 2021
Network-on-Chip (NoC) is a communication paradigm that has increased in popularity as a solution for intra-chip communication in complex System-on-Chip (SoC) designs, as it avoids complex interconnects. The functional verification of the NoC is a crucial step in the design life-cycle of a NoC based SoC, as it directly impacts the SoC behavior and latency. Automation of the NoC functional verification process could greatly improve the time-to-market of such complex SoC designs. One such approach to automation is the use of Genetic Algorithm to generate NoC traffic such that it achieves maximum functional coverage in less simulation time
Research Papers Improving the Functional Coverage Closure of Network-on-Chip using Genetic Algorithm
Jul 21, 2023 - IEEE ISCAS 2023
VolunteeringSenior Member
at Department of Security and Hospitality
Aug 18, 2018 - Aug 18, 2021
Social Services
• Played the role of a Coordinator, Department of Security and Hospitality (DOSH) for cultural (PEARL) and technical festival (ATMOS) at BITS during the years 2018 to 2020. Managed participant’s registration, accommodation and also were entrusted with the hospitality of all participants during the Events having a footfall of over 4000.
Member
at IEEE Student Chapter
Jan 18, 2019 - Aug 11, 2021
Science and Technology
• Served as a Member, IEEE Student Branch at BITS organized and mentored students in Technical workshops during Technical Festival (ATMOS) and also throughout the academic year of 2019-2020.
Fundraiser
at Department of Sponsorship and Marketing
Aug 18, 2018 - May 10, 2019
• Acted as an active Member, Department of Sponsorship and Marketing (DOSM) for Technical Festival (ATMOS) of BITS in 2018. Successfully bagged a sponsorship of Rs. 1.1 Lakhs for the Events that would take place in the festival.
Member
at IEEE Student Chapter
Jan 18, 2019 - Aug 11, 2021
Science and Technology
• Served as a Member, IEEE Student Branch at BITS organized and mentored students in Technical workshops during Technical Festival (ATMOS) and also throughout the academic year of 2019-2020.